Related by context. All words. (Click for frequent words.) 72 netlists 70 clock gating 70 netlist 70 datapaths 70 serdes 69 DDR PHY 69 Xilinx FPGA 69 Fast Fourier Transform FFT 68 Talus Vortex 68 PCIe Gen2 68 GDSII flow 68 FPGA prototyping 68 PowerPro MG 68 serializer deserializer 68 FPGA fabric 67 Xilinx FPGAs 67 FPGA 67 cache coherency 67 bit RISC processor 67 Xtensa processor 67 #MIPS [002] 67 synthesizable 66 MTCMOS 66 RocketIO TM 66 C#x + 66 logic synthesis 66 RTL synthesis 66 SystemC models 66 synthesizable IP 66 routability 65 memory subsystem 65 partial reconfiguration 65 Serdes 65 #Kbyte [002] 65 fpgas 65 multiply accumulate 65 Vdd 65 embedded processor cores 65 PowerTheater 65 Quick Path Interconnect 65 e# cores 65 GDSII 65 TMS#DM# [002] 65 serializer deserializer SerDes 65 Talus Design 65 RISC processor 65 TSMC Reference Flow 65 PLLs 65 Actel FPGA 65 Stratix IV FPGA 65 Gbits s 65 serial EEPROMs 64 PowerPro CG 64 ARM# core [001] 64 kbyte 64 ASICs FPGAs 64 Xtensa processors 64 Stratix II FPGA 64 coprocessing 64 programmable OTP 64 RISC DSP 64 parasitic extraction 64 #Gbit [001] 64 Encounter Timing System 64 FPGA architectures 64 QoR 64 AXI TM 64 C#x + DSP 64 #bit MCUs 64 multirate 64 arrays FPGA 64 buck converter 64 ISE #.#i 64 algorithmic synthesis 64 Actel FPGAs 64 chip SoCs 64 SAR ADC 64 SPI interface 64 fast Fourier transform 64 L1 cache 64 manufacturability DFM 64 O subsystem 64 Kbyte 64 serializer 64 8GHz 63 DSP algorithm 63 LVCMOS 63 AVR MCU 63 FIFOs 63 SIMD 63 HCS# 63 hardware accelerators 63 SRAM DRAM 63 interleaving 63 customizable dataplane processor 63 baseband processing 63 bit RISC CPU 63 I2C interface 63 MIPS processor 63 clockless 63 PHY layer 63 JTAG port 63 #.#μm CMOS 63 MicroBlaze 63 DMA controller 63 ARM AMBA 63 nvSRAM 63 parallelization 63 Cortex M4 63 PHYs 63 ARM7TDMI S 63 OpenAccess database 63 Olympus SoC 63 TMS#C#x + DSP 63 FPGA DSP 63 Magma RTL 63 FPGA CPLD 63 ASIC SoC 63 SRIO 63 Ethernet MACs 63 embOS 63 Stratix III 63 deep submicron 63 Stratix II GX FPGA 63 dc dc controller 63 custom ASICs 63 QDRII 63 Xtensa LX 63 coprocessor 62 multiple CPU cores 62 SRAMs 62 RISC cores 62 testbenches 62 DSP architectures 62 serial transceivers 62 pulse width modulation 62 MCP# AFE 62 dsPIC DSC 62 RISC microprocessor 62 multicore DSPs 62 synchronous rectifier 62 STARCAD CEL 62 ARM7 62 termination resistors 62 KBytes 62 SDRAM memory 62 #K bytes [002] 62 SGMII 62 ARM#EJ S TM 62 parameterized 62 multiprocessor 62 DSP FPGA 62 HardCopy II 62 MPC#E processor 62 #K CPS 62 Stratix III FPGAs 62 IXP# [001] 62 XRT#L# 62 JFET 62 Xtensa LX processor 62 fully synthesizable 62 sequential clock gating 62 XAUI 62 TRF# [002] 62 QDRII + 62 CMOS logic 62 8KB 62 DPUs 62 programmable analog 62 nm CMOS 62 equivalence checking 62 uC 62 ARM#E 62 SerDes 62 multibit 62 #bit RISC 62 CoWare Platform Architect 62 ASIC FPGA 62 SoC 62 prefetch 62 PSRAM 62 structured ASIC 62 asynchronous 62 RXAUI 62 IP cores 62 CMOS compatible 62 ARM7TDMI core 62 PID loop 62 ProASIC3 E 62 deserializer 62 SOPC Builder 62 Atmel AVR# 62 DDR3 memory controller 62 ADCs DACs 61 8bit MCU 61 #Kbytes [002] 61 2eSST 61 PIC microcontroller 61 datatypes 61 Rambus XDR memory 61 1Mbyte 61 Talus RTL 61 #.#Gbps [003] 61 ProASIC Plus 61 PMICs 61 DAC# 61 coprocessors 61 CPLD 61 PCIe interface 61 PCB layout 61 #b/#b encoding 61 MPSoC 61 ARM#EJ S 61 MPC# processor 61 SGI RASC 61 4KB 61 CMOS RF transceiver 61 stripline 61 AVR# [002] 61 HardCopy ASIC 61 FPGA prototypes 61 adaptive equalization 61 ARM9 core 61 debug 61 Cortex M3 61 programmable shader 61 DMIPS MHz 61 DPLL 61 impedance matching 61 CellMath IP 61 frequency dividers 61 SIMD instructions 61 external EEPROM 61 CoolTime 61 ispLEVER 61 SoCs ASICs 61 MicroBlaze processor 61 embedded EEPROM 61 Cortex M4 processor 61 L2 L7 61 Blackfin processor 61 Zroute 61 LVPECL LVDS 61 embedded microprocessors 61 Flash microcontroller 61 memory compilers 61 Differential Signaling 61 R8C/Tiny 61 DSP algorithms 61 LatticeECP2M 61 ARM#J S 61 RocketIO 61 PCI Express Gen2 61 Advanced Memory Buffer 61 M#K 61 pinout 61 EDA tools 61 FB DIMM 61 AMBA AXI 61 SPICE simulator 61 LVDS interface 61 GDSII design 61 LVDS outputs 61 ASIC prototyping 61 4Mbit 61 OCP socket 61 ARM# processor [001] 61 ARM7TDMI processor 61 demodulation 61 ADC DAC 61 arrays FPGAs 61 VHDL code 61 serial interfaces 61 analog circuitry 61 BIST 61 Design Compiler 61 Array FPGA 61 #b/#b [001] 61 TCI# 61 CS#L# 61 Agilent #A [001] 61 DDR memory 61 instrumentation amplifiers 61 dataplane 61 symmetric multiprocessing SMP 61 SH 4A 61 #:# LVDS 61 AccelWare 61 symmetric multiprocessing 61 DSPs FPGAs 61 Arrays FPGAs 61 AFEs 61 reconfigurable logic 61 Altivec 61 PWM outputs 61 FPGAs 61 JTAG interface 61 Sequence PowerTheater 61 DDR2 memory interface 61 8MB L3 cache 61 LX#T FPGA 61 #.# micron CMOS 61 5V CMOS 61 scales linearly 61 Watchdog Timer 61 CoreMP7 61 ALUs 61 SERDES 61 LatticeSC 61 Virtuoso Accelerated Parallel Simulator 60 FBDIMM 60 TTL compatible 60 programmability 60 ADRES 60 Synopsys Galaxy 60 testbench 60 #MS s [002] 60 VarioTAP ® 60 PWM controller 60 microprocessor cores 60 #Kbyte [001] 60 FineSim Pro 60 SoC designs 60 SH 2A 60 XAUI interface 60 Solido Variation Designer 60 heterogeneous multicore 60 XtremeDSP 60 decoupling capacitors 60 locked loops PLLs 60 baseband LSI 60 MAX# MAX# [001] 60 Esterel Studio 60 floorplanning 60 Altera Stratix II 60 ARM# [003] 60 embedded SERDES 60 Nios processor 60 #bit ADC 60 DDR2 memory controller 60 Magma Talus 60 serial EEPROM 60 MSC# [001] 60 Cortex M0 60 IPexpress 60 ESL synthesis 60 uW 60 MOSFETS 60 QUICC Engine technology 60 ADA# 60 SPI#.# 60 L2 caches 60 ARM Cortex M3 60 logic analyzer 60 ARM#EJ processor 60 PHY 60 #nm lithography [002] 60 Stratix II GX 60 F#x [001] 60 ADF# 60 Cortex A8 processor 60 I2C bus 60 nonvolatile flash 60 downconverter 60 LVDS interfaces 60 Kbits 60 SH#R 60 FinFET 60 #G DQPSK 60 #Kbit [001] 60 AVR ONE 60 ARM#EJ S processor 60 Databahn 60 consumes #mW 60 ColdFire V1 60 TSMC #nm process 60 RealView Profiler 60 fast Fourier transforms 60 RocketDrive 60 Virtex 5 60 #Mbyte [001] 60 Cortex M1 60 Reference Methodology 60 LVTTL 60 PHY# [001] 60 x8 PCI Express 60 impedances 60 Theseus Titanium 60 SPICE simulation 60 TMDS 60 Vertex Shader 60 NOR NAND 60 asynchronous SRAM 60 GPIOs 60 kit RDK 60 #.#GB s [001] 60 NanoTime 60 RTL simulation 60 Memory Controllers 60 Precision Synthesis 60 arbitrary waveform generators 60 SMBus 60 stateless offload 60 mosfet 60 SpeedStep 60 MSP# MCU 60 processor cores 60 CMOS transistors 60 TI C#x 60 ANSI C 60 CustomSim 60 #Msps [001] 60 4KEc 60 reprogrammable 60 parallelizing 60 parasitics 60 Altera Stratix 60 MIPS cores 60 FPGA ASIC 60 ARM Cortex M3 microcontroller 60 waveform generator 60 ARM Cortex ™ 60 #bit [001] 60 baseband MAC 60 multiprocessor architecture 60 XCore 60 PWM pulse width modulation 60 fragment shader 60 pulse width modulation PWM 60 IEEE #.# [002] 60 TxDAC 60 SiT# 60 synchronous buck converter 60 serial RapidIO 60 Verilog RTL 60 8bit MCUs 59 kbytes 59 DDR/DDR2 59 multicore architecture 59 #.#Gbps [001] 59 LRDIMM 59 physical layer PHY 59 waveform viewer 59 #nm FPGAs 59 LTC#/-# 59 SoC Encounter 59 ARM#T 59 bit sigma delta 59 shader processors 59 ARM# [001] 59 jitter attenuation 59 OSEck 59 Spartan 3AN 59 nm CMOS process 59 NAND NOR 59 threshold voltages 59 AltiVec 59 locked loop PLL 59 MIPS# architecture 59 STR#F 59 schematic capture 59 reconfigurable hardware 59 Gbps InfiniBand 59 parallelized 59 PHY interfaces 59 CC# RF transceiver 59 eSi 59 MegaCore 59 RISC processors 59 Nios II 59 MicroBlaze soft processor 59 PSpice 59 Fractional N 59 Factor Correction PFC 59 programmable clocks 59 op amp 59 ARM#JZF S processor 59 cluster nodes 59 dsPIC#F# 59 PXI chassis 59 Xtensa 59 DDR2 DRAM 59 ZMD# 59 AccelArray 59 datapath synthesis 59 multicore architectures 59 RF amplifier 59 RS#/RS# 59 VLIW 59 Quartus II software 59 #Msample s 59 CellMath 59 MPC#E 59 RedHawk SDL 59 TSMC #nm [001] 59 synthesizable Verilog 59 DDR1 59 external resistor 59 DIMM modules 59 transimpedance amplifier 59 mux demux 59 Altera Quartus II 59 MIPS# #K 59 Synplify DSP 59 TI TMS#C# 59 PLDs 59 CellMath Designer 59 UART interfaces 59 Field Programmable Gate 59 DMIPS 59 LQFP# package 59 pin TQFP packages 59 SPARC V8 59 digital potentiometers 59 SmartFusion devices 59 structured ASICs 59 synthesizable RTL 59 C#x DSP 59 Stratix IV E 59 LVDS output 59 nanometer CMOS 59 Xilinx ISE 59 DQPSK 59 RapidChip 59 ARM7 processor 59 LQFP# [001] 59 synthesizable cores 59 #.#μm CMOS process 59 digital isolators 59 STM8 59 MB#C# [001] 59 IBIS AMI models 59 SiGe bipolar 59 Fast SPICE 59 spectral density 59 Vcore 59 multi threaded 59 eDRAM 59 DesignWare DDR 59 PIC#F# [001] 59 picoChip PC# [001] 59 IEEE#.# [002] 59 DesignWare Verification IP 59 analog comparators 59 TVP# 59 SystemC modeling 59 analog baseband 59 Digital Converter ADC 59 multi threaded architecture 59 modulation formats 59 flyback converter 59 dynamically reconfigurable 59 HyperTransport links 59 Arteris NoC solution 59 ARM microcontroller 59 #nm CMOS [001] 59 2KB 59 QRC Extraction 59 geometry shaders 59 ChipScope Pro 59 pixel shading 59 memory BIST 59 ZenTime 59 Intel EM#T 59 CEVA XC 59 CAP7 59 superscalar 59 XIO# 59 daughtercards 59 muxing 59 synchronous Ethernet 59 LPDDR2 59 ConnX D2 DSP 59 decoupling capacitance 59 programmable 59 Cadence Encounter 59 pixel shaders 59 prescaler 59 ATmega#P [001] 59 #Kf 59 Altera FPGA 59 baud rate 59 Quartus II 59 GDSII reference 59 Synphony HLS 59 TSMC #.#um 59 RLDRAM 59 MIPS CPU 59 differential signaling LVDS 59 OC-#/STM-# [001] 59 DSP BIOS TM 59 capacitances 59 Methodology Kit 59 RF circuitry 59 gigabit serial 59 PECL 59 Kbyte Flash 59 SiWare 59 x4 PCI Express 59 Synplify 59 LPC# 58 KB L2 cache 58 Tsi#A 58 PCIe Gen 2 58 Cortex M0 processor 58 DDR2 SDRAM 58 EM simulation 58 UCD# 58 ARM cores 58 XA Spartan 3A 58 voltage CMOS 58 PWM frequency 58 ARM9 ™ 58 NXP LPC# 58 SIMD instruction 58 Synplify Pro software 58 packet forwarding 58 VHDL Verilog 58 VCXOs 58 PICO Express 58 multi threading 58 multi gigabit transceivers 58 FPGA implementations 58 LatticeEC 58 Kbytes 58 parametrically 58 Tensilica customizable 58 massively parallel architecture 58 #Gbs 58 frequency synthesizer 58 pipelined architecture 58 OFDM orthogonal frequency 58 FPGAs ASICs 58 pseudo SRAM 58 picoArray 58 RLDRAM II 58 Xilinx Virtex 5 58 5V supply 58 GHz RF transceiver 58 Forte Cynthesizer 58 2MB L2 cache 58 Altera Stratix III 58 SAS expanders 58 RISC CPU 58 frequency PWM 58 Blackfin processors 58 Flash MCU 58 FPDP 58 LUTs 58 chip variation OCV 58 PWM signal 58 MCP#X 58 C# DSP 58 #/#-bit [001] 58 Cortex R4F processor 58 MetaSDRAM 58 MPC#e 58 ARM#JF S 58 pin BGA package 58 PICO Extreme 58 Multi threading 58 SSE2 58 level synthesis HLS 58 Altera FPGAs 58 H8SX 58 datapath designs 58 interprocessor communications 58 LatticeECP2 M 58 HardCopy 58 SPICE simulators 58 synchronous SRAMs 58 mask ROM 58 ARM#EJ S core 58 Stratix II FPGAs 58 #ksps 58 RFCMOS 58 Cortex processor 58 STT RAM 58 Freescale ColdFire 58 results QoR 58 DDR2 SDRAM memory 58 #.#μ 58 Flash microcontrollers 58 Lattice FPGA 58 CY# [003] 58 RealTime Designer 58 Simulink Fixed Point 58 DDR# memory 58 deep sub micron 58 Xilinx Virtex II 58 6Gbps SAS 58 DDR#/DDR# 58 DM# processor 58 Cortex A9 processors 58 I2C interfaces 58 interleaved 58 PXIe 58 #ns [002] 58 nvSRAMs 58 iCoupler 58 TMS#C#x + 58 Simulink models 58 #bit MCU 58 MATLAB algorithms 58 PowerPC cores 58 LVDS transmitter 58 PowerCentric 58 DDR SDRAMs 58 Demodulator 58 interprocessor communication 58 EEPROM emulation 58 reconfigurability 58 AMCC PowerPC 58 UCC# 58 multicore DSP 58 AMIS # 58 #bit processors 58 IOP# 58 NanoSim 58 synchronous rectification 58 M3 processor 58 DDR DRAM memory 58 CEVA Teak 58 MOS transistors 58 MIPS# 58 #WF Series 58 ADSP BF# 58 ARM Cortex M0 58 GbE PHY 58 TTL CMOS 58 VisualSim 58 Stratix II 58 RF baseband 58 #-Gbit/sec 58 embedded microcontroller 58 TMS#C# DSP 58 #.#V #.#V [002] 58 microcontroller 58 FPGAs CPLDs 58 dataplane processing 58 Cadence Encounter digital 58 Extensible Processing Platform 58 AVR microcontroller 58 μs 58 programmable DSPs 58 ARM#E S 58 SyncE 58 TGA# SM 58 multicore CPU 58 Synplify Premier 58 GaAs MMIC 58 HiGig 58 asymmetric multiprocessing 58 initialization 58 ARM#T processor 58 VeriSilicon ZSP 58 CEVA X 58 PCI Express PHY 58 HyperTransport interconnect 58 Microchip PIC 58 ProASIC3 FPGAs 58 nsec 58 #.#MHz [008] 58 LTE PHY 58 Hypertransport 58 LatticeXP2 58 Tensilica Xtensa 58 ASICs 58 SDRAMs 58 MEGACO 58 GZIP compression 58 Cadence Virtuoso 58 Zarlink ZL# 58 oscillator frequency 58 synchronous rectifiers 58 Actel Fusion 58 MSPS ADC 58 #bits 58 initialisation 58 MSC#x 58 analog converter DAC 58 delta sigma 58 #.#.#/ZigBee 58 Xilinx Spartan 3A 58 Nios II Compiler 58 modulation schemes 58 TMS#DM# [001] 58 DSP cores 58 polar modulation 58 1GB PC# 58 PSoC Express 58 crosspoint switch 58 local oscillator LO 58 MPCore multiprocessor 58 ARChitect 58 ATmega# [002] 58 StarCore DSP 58 wirebond 58 Cortex R4 processor 58 transceiver modules 58 ConvergenSC 58 Stratix FPGAs 58 VCOs 58 #bit ADCs 58 TCP acceleration 58 TCP IP offload 58 HyperTransport ™ 58 HyperTransport TM 58 FXT FPGAs 57 MIPS# #KE 57 #GFC 57 Tesla GPUs 57 differential amplifiers 57 CPU 57 sensorless 57 customizable dataplane processors 57 MMAV 57 analog circuits 57 MDIO 57 reconfigurable computing 57 #.#mA [001] 57 XLP# 57 Cortex R4 57 PyCell 57 programmable shaders 57 PXI Express chassis 57 Freescale QorIQ 57 SFP + modules 57 QuickCap NX 57 CX#X 57 SystemC simulation 57 #.#VI O 57 instrumentation amplifier 57 ARM7TDMI 57 microprocessors microcontrollers 57 LDO controller 57 nm nodes 57 PCI Express 57 Xilinx Virtex 57 PCIe x8 57 SSE4 57 SystemWeaver 57 AM2 + socket 57 multicore CPUs 57 analog converters DACs 57 I2C compatible interface 57 Verilog simulation 57 LTR# 57 compilers debuggers 57 Virtex TM 57 #KB L2 cache 57 kbit 57 Silego 57 Xilinx ML# 57 Dhrystone 57 FlexPhase 57 AccelDSP 57 baseband processors 57 demultiplexing 57 checkpointing 57 .# micron 57 Blast Create 57 datarate 57 frontside bus 57 1Gbyte 57 PCIe 57 waveform analyzer 57 multi threaded applications 57 Axcelerator 57 SHARC processors 57 Altera Cyclone II 57 #-/#-bit 57 PWM output 57 Synplicity Synplify Pro 57 programmable MTP 57 MSP#F#xx [001] 57 embedded SRAM 57 EEPROMs 57 SSL offloading 57 Serial EEPROM 57 boundary scan 57 LVDS 57 vectorless 57 Gigahertz GHz 57 #v# [004] 57 CN#XX 57 ProASIC3 57 Talus Vortex FX 57 peripheral DMA 57 MAC PHY 57 EEPROM 57 Socket AM2 + 57 extensible microprocessor 57 logic analyzers 57 #BASE T [001] 57 Octeon 57 Freescale MC# 57 LogiCORE IP 57 processor DSP 57 Nios II processor 57 ARM9 microprocessor 57 XML parsing 57 Flash EEPROM 57 synchronous buck controller 57 Mbit SRAMs 57 FPGAView 57 Mosfet 57 #nm 1Gb 57 #.#mm# [001] 57 bytecodes 57 #/#-bit [002] 57 CoreConnect 57 Lattice FPGAs 57 Logical Volume Manager 57 Multiprocessing 57 RF transceiver 57 Arria GX FPGAs 57 Freescale PowerPC 57 Si#x 57 Cavium Octeon 57 subcarriers 57 5 SX#T 57 Analog Devices AD# 57 optimizing compiler 57 transistor SRAM 57 MPC#D processor 57 DesignWare IP 57 #bit [002] 57 TestKompress 57 CPLDs 57 AMBA ® 57 Power Format UPF 57 ZSP# 57 Mali# [002] 57 XPRES Compiler 57 VLAN tagging 57 characteristic impedance 57 transceiver IC 57 Cortex M1 processor 57 Design Compiler Graphical 57 MCF# 57 EEPROM memory 57 #GB/sec 57 DDR NAND 57 Multithreaded 57 FineSim SPICE 57 Fusiv 57 QAM quadrature amplitude modulation 57 Diamond Standard #Micro 57 TAS# [001] 57 UART 57 Turbo CORE 57 UMC #nm 57 ADuM# 57 topologies 57 #/#bit 57 DSP Builder 57 Reference Flow 57 Freescale MSC# 57 4MHz 57 Symmetric Multiprocessing SMP 57 lowpass filter 57 synchronous MOSFET 57 microstrip 57 ATA IDE 57 #MIPS [001] 57 Intel #P chipset [001] 57 digital converter ADC 57 CEVA X# 57 Gbps transceivers 57 Synopsys DesignWare ® 57 sRIO 57 ColdFire architecture 57 parameterized cells 57 crosspoints 57 STM#L 57 OCTEON CN#XX 57 Altera Cyclone III 57 LVCMOS LVTTL 57 multicore 57 digitally programmable 57 #Ω [001] 57 DesignWare USB 57 NFP #xx 57 nP# 57 PCI Express interface 57 PWM controllers 57 ZigBee stack 57 Platform FPGAs 57 LDMOS devices 57 sigma delta ADC 57 microcontroller MCU 57 I2C serial 57 #nm FPGA 57 Atrenta SpyGlass 57 LQFP package 57 PowerTrim 57 Serial Peripheral Interface SPI 57 hyper threading technology